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Abstract
This paper considers an optimization problem that is to minimize a total path length for inspecting all the wiring patterns of printed
circuit boards arrayed on a plane. It is shown that the problem is formulated as a generalized pickup and delivery traveling salesman
problem or generalized traveling salesman problem with pickup and delivery, which is a combination of generalized traveling
salesman problems and pickup and delivery traveling salesman problems. In order to solve large-scale real-world problems with a
practical computational time, an eﬃcient heuristic algorithm is proposed.
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1. Introduction
Printed circuit boards (PCB) have been used in almost all electronic devices. Since productive eﬃciency of PCBs
is a quite important issue, there are many of previous studies on optimization techniques for PCB manufacturing
processes such as assembly operations1,5,17 and drilling processes2. On the other hand, optimization techniques for
PCB inspections have not suﬃciently been discussed so far except for some studies on multi-chip module substrate
testing4,13,19.
In PCB electric inspections, electrical continuity (open/short) of lines of PCB wiring patterns are checked by using
a probe jig. Such electrical continuity tests are done by making the pins of the probe jig have contacts with PCB
wiring patterns. PCB inspections are vital in order to enhance the reliability of produced PCBs. At the same time,
increasing eﬃciency of PCB inspections directly inﬂuences the productive eﬃciency of PCBs.
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 2015 The Authors. Published by Elsevi r B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons. rg/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of KES International
1052   Hideki Katagiri et al. /  Procedia Computer Science  60 ( 2015 )  1051 – 1060 
Due to the miniaturization of electronic devices, a so-called alignment operation must be done before electrical
continuity tests. The reason why the alignment operation is necessary is that it has been diﬃcult to make the pins of a
test probe have contacts with wiring patterns, because the pitch of wiring on PCBs has become narrower rapidly as the
sizes of electronic devices has been smaller. In order to deal with such a narrow pitch of wiring on PCBs, a new PCB
inspection system which includes a camera for alignment operations has been recently developed and widely used15.
Katagiri et al. 15 modeled an inspection path optimization problem as a traveling salesman problem (TSP), especially,
as a variant of pickup and delivery traveling salesman problems (PDTSPs)3,8,12,22 or precedence-constrained TSPs
(PCTSPs)21,24, and provided an eﬃcient heuristic solution algorithm. Their study considered the case where only one
camera was attached to a probe jig.
In order to reduce PCB inspection time or to minimize a path length of testing wiring patterns on each PCB sheet,
we shall propose a new PCB electrical inspection path optimization algorithm for the system using multiple cameras
for alignment operations. As will be shown later, the problem to be solved can be formulated as a combination of
the generalized traveling salesman problem (GTSP)9,14 and a PDTSP, called a generalized pickup and delivery trav-
eling salesman problem (GPDTSP) or generalized traveling salesman problem with pickup and delivery (GTSPPD).
Recently, some researchers have considered (multiple) generalized traveling salesman problems with precedence con-
straints7,10. As far as the authors know, there is no study on a combination of GTSP and PDTSP (TSPPD). In this
sense, this article tackles a challenging problem and provides a new model in TSPs.
2. Electrical PCB inspection
2.1. Probe jig and PCB inspection method
In order to electrically test wiring patterns on PCBs, a probe jig is used. Probe jigs have many of very small pins,
as shown in the left side of Figure 1. The diameter of pins is about 40 ∼ 130 μm. On the other hand, wirings on PCBs
generally have bulged parts, called contact pads, as shown in the right side of Figure 1. The diameter of contact pads
is about 100 ∼ 300 μm.
Fig. 1. Probe jig with pins (left) and contact pads in a PCB (right)
Electric wiring pattern tests are done by contacting a probe jig onto a PCB sheet and by carrying electric currents
through pins into contact pads of wirings, as shown in Figure 2. We call this procedure a continuity test operation. It
should be noted here that pins of a probe jig correspond one-to-one with contact pads on a PCB wiring pattern. To
exactly conduct the PCB wiring pattern test, each pin must hit the corresponding contact pad.
In order to make all the pins of a probe jig have a contact with the corresponding pads of a wiring pattern, there is a
test position for each wiring pattern, as shown in Figure 3. When the reference point of a probe jig is moved correctly
to the test position of a wiring pattern, the continuity test operation is successfully completed.
2.2. PCB inspection with alignment operations
Due to the miniaturization of electronic devices, the line pitch of wiring on PCBs recently has become narrower
rapidly, which causes the diﬃculty of bringing all the pins of a probe jig into contact with their corresponding contact
pads. To deal with such a narrow pitch of wiring on PCBs, alignment operations need to be done before the cor-
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Fig. 2. Continuity test operation
Fig. 3. Probe jig (left) and wiring pattern of PCB (right)
responding continuity test operation. In other words, there is a precedence constraint that each alignment operation
must be done before the wiring pattern is tested by the probe jig.
In order to perform alignment operations, one uses a so-called probe unit which is an integrated combination of a
probe jig and cameras. The left side of Figure 4 shows a probe unit which consists of a probe jig with two cameras,
and the right side shows a wiring pattern with two alignment marks. In general, each wiring pattern has one or two
alignment mark(s). It should be noted here that the positions of cameras are completely ﬁxed, and that the positional
relationship between the cameras and the probe jig is not changed at all.
Fig. 4. Probe unit (left) and alignment marks on PCB (right)
As shown in Figure 4, each alignment operation is completed by capturing the image of alignment marks via either
of cameras attached to the probe jig. Through this procedure, the information on the exact position (coordinate) of each
wiring pattern can be obtained. Such information obtained by alignment operations enables a probe jig to correctly
move to the test position of each wiring pattern. Thus, alignment operations must be done before the corresponding
continuity test operation.
In general, there are a number of wiring patterns arrayed on each PCB sheet. Figure 5 shows an example of 4
wiring patterns (2×2), which is the smallest size in the ﬁeld. The number of wiring patterns arrayed on one PCB sheet
ranges between 4 and 200.
From the viewpoint of inspection time, the visiting order of alignment marks and test positions are essential,
because the total path length directly depends on the visiting order. Therefore, we consider a mathematical model in
order to obtain an optimal (shortest) path of inspecting all the PCB wiring patterns under the precedence constraints
of alignment operations and continuity test operations.
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Fig. 5. Example of 4 wiring patterns on a PCB sheet
3. Modelling based on a generalized traveling salesman problem with precedence constraints
3.1. Alignment cluster and test cluster
In order to explain the essence of our ideas, we start from the simplest example shown in Figure 4 where there is
only one pattern. Since there are two cameras, either of the two cameras is moved to alignment mark A, as shown in
the left side of Figure 6. Then, if Camera 1 is used and moved to alignment mark A, then the reference position of
the probe unit is moved to vertex A′. On the other hand, if Camera 2 is used, the reference position of the probe unit
is moved to vertex A′′. With this observation, we consider a graph in which alignment mark A is replaced with two
vertices A′ and A′′ (refer to the left side of Figure 6).
Fig. 6. Alignment cluster and test cluster
Considering the fact that either A′ or A′′ needs to be visited, we group two vertices A′ and A′′ into one cluster,
called an alignment cluster, as shown in the right side of Figure 6. In a similar way, alignment mark B is replaced
by an alignment cluster which consists of B′ and B′′. On the other hand, each of test positions is replaced by a test
cluster, which consists of only one vertex.
It should be noted here that one vertex in each cluster must be visited before the test position (test cluster) is visited.
In other words, there is a precedence constraint that alignment clusters must be visited before the test cluster is visited.
3.2. PCB inspection path under precedence constraints
Now we expand our idea described in 3.1 into the case where a number of wiring patterns are tested at a time. For
simplicity, we once again use an example of 4 wiring patterns as shown in Figure 5. In a manner similar to Figure 6,
alignment marks are grouped into alignment clusters, each of which consists of two vertices, as shown in Figure 7. In
the right side of Figure 7, each of arrows represents the precedence relationship between each of alignment clusters
and the corresponding test cluster, which means that either of two vertices in each alignment cluster must be visited
before the vertex in each test cluster is visited. In general, when there are k cameras attached to a probe jig, each
alignment cluster contains k vertices.
The PCB inspection path optimization problem addressed in this paper is to obtain a route with the minimum
length in which the probe unit visits all alignment clusters and all the test clusters (refer to Figure 8). The problem can
be regarded as a combination of GTSP and PDTSP (or TSPPD) in which there are precedence constraints between
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Fig. 7. Example of 4 wiring patterns on a PCB sheet
alignment clusters and test clusters; the problem can be regarded as a variant of GTSP because each alignment cluster
consists of a number of vertices which is equivalent to the number of cameras attached to the probe jig; in addition, the
problem can be regarded as a PDTSP or TSPPD because, for each wiring pattern, there is a one-to-one or two-to-one
precedence constraint between (one or two) alignment mark(s) and the corresponding (single) test position.
Fig. 8. A PCB inspection path
The number of PCB sheets to be inspected per day is large (more than 1,000). Therefore, even if a certain opti-
mization technique succeeded in reducing PCB inspection time only by several percent, the optimization technique
can be considered to be quite eﬀective because it brings a great eﬀect on cost reduction or on productive eﬃciency of
PCBs. Hence, optimization of inspection paths is considerably worthy of being studied.
3.3. Problem formulation
In order to formulate a PCB inspection path optimization problem as a combination of a GTSP and PDTSP (or
TSPPD), the following mathematical notations are used throughout this section:
{0}: start position of a probe unit (end position at the same time)
Nw: the number of wiring patterns to be tested in one PCB sheet
Na: the number of alignment marks for each wiring pattern (1 or 2)
Nc: the number of cameras attached to the probe jig
Cp: cluster p (start-end cluster p = 0, test cluster p = 1, 2, . . . ,Nw,
alignment cluster p = Nw + 1,Nw + 2, . . . , (Na + 1)Nw)
V: Set of all vertices deﬁned by V =
{
v
∣∣∣∣ v ∈ (∪(Na+1)Nwp=1 Cp
)
∪ {0}
}
ei j: edge between vertices i and j (i, j ∈ V)
E: set of all the edges deﬁned by E =
{
ei j | ∀i, j ∈ V
}
ci j: length of ei j ∈ E
In this paper, we introduce two types of decision variables xi j and yi j as follows:
xi j =
{
1, if vertex j is visited immediately after vertex i is visited
0, otherwise
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ypq =
⎧⎪⎪⎪⎨⎪⎪⎪⎩
1, if cluster p is visited after cluster q is visited
(not necessarily immediately)
0, otherwise
Decision variable xi j is used to represent inspection paths, namely, to construct a path by connecting all edges
with xi j = 1. On the other hand, ypq is used to express precedence constraints, each of which forces (one or two)
alignment cluster(s) to precede the corresponding (single) test cluster. In contrast to xi j, even if ypq = 1, cluster q is
not necessarily visited immediately after cluster p is visited. This corresponds to the fact that a test position is not
necessarily visited immediately after an alignment mark is captured by one of cameras even if there is a precedence
constraint between the test position and the corresponding alignment mark(s). In our model, without loss of generality,
we set clusters p = 1, 2, . . . ,Nw to be test clusters, each of which contains only a single test position of each wiring
pattern. On the other hand, clusters p = Nw +1,Nw +2, . . . , (Na +1)Nw are alignment clusters. It should be noted here
that the number of alignment clusters corresponding to a test cluster is one or two. In order to properly represent this
situation, let us number the alignment clusters such that clusters p+Nw, . . ., p+Nw+Na−1 are alignment clusters that
need to precede test cluster p. This means that when Na = 1 (the number of alignment marks for each wiring pattern
is 1), then only one cluster p + Nw is the alignment cluster which must precede test cluster p (p = 1, 2, . . . ,Nw). On
the other hand, when Na = 2 (the number of alignment marks for each wiring pattern is 2), then two clusters p + Nw
and p + Nw + 1 are alignment clusters which must precede test cluster p. This setting is reﬂected in the precedence
constraint (14), which will be shown later.
Then, the PCB inspection path optimization problem considered in this paper can be formulated as a combination
of GTSP and PDTSP (or TSPPD) as follows:
minimize
∑
i∈V
∑
j∈V\{i}
ci jxi j (1)
subject to
∑
i∈Cp
∑
j∈V\Cp
xi j = 1, p = 1, 2, . . . , (Na + 1)Nw (2)
∑
i∈V\Cp
∑
j∈Cp
xi j = 1, p = 1, 2, . . . , (Na + 1)Nw (3)
∑
i∈V
xi j −
∑
k∈V
x jk = 0, ∀ j ∈ V (i  j  k) (4)
ypq ≥
∑
i∈Cp
∑
j∈Cq
xi j, p, q = 1, 2, . . . , (Na + 1)Nw (p  q) (5)
ypq + yqp = 1, p, q = 1, 2, . . . , (Na + 1)Nw (p  q) (6)
ypq + yqr + yrp +
∑
j∈Cq
∑
i∈Cp
x ji ≤ 2, p, q, r = 1, 2, . . . , (Na + 1)Nw (p  q  r) (7)
(Na+1)Nw∑
p=Nw+1
∑
i∈Cp
x0i = 1 (8)
Nw∑
p=1
∑
i∈Cp
xi0 = 1 (9)
∑
i∈Cp
x0i ≤ 1, p = Nw + 1,Nw + 2, . . . , (Na + 1)Nw (10)
∑
i∈Cp
xi0 ≤ 1, p = 1, 2, . . . ,Nw (11)
yp0 ≥
∑
i∈Cp
x0i, p = Nw + 1,Nw + 2, . . . , (Na + 1)Nw (12)
y0p ≥
∑
i∈Cp
xi0, p = 1, 2, . . . ,Nw (13)
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yqp = 1, p = 1, 2, . . . ,Nw, q = Nw + p, . . . ,Nw + p + Na − 1 (14)
xi j ∈ {0, 1}, ∀i, j ∈ V (i  j) (15)
ypq ≥ 0, p, q = 1, 2, . . . , (Na + 1)Nw (p  q) (16)
where (1) represents the total moving distance of the inspection path. Constraints (2)-(3) represent that there exists
only one vertex with which each vertex connects in the path. Eq. (4) expresses a ﬂow balance constraint. Constraint
(5) is the constraint that if vertex j in cluster q is visited immediately after vertex i in cluster p is visited (xi j = 1),
then cluster p must precede cluster q (ypq = 1), and (6) represents the constraint that for any two clusters p, q, either
p or q precedes the other cluster. Constraint (7) is a sub-tour elimination constraint, where
∑
j∈Cq
∑
i∈Cp x ji is added in
the left-hand side in order to strengthen the constraint, which is expected to be eﬀective to reduce the computational
time. Similarly, constraints (8)-(13) are introduced to strengthen the formulated mathematical programming prob-
lem. Constraint (14) expresses the constraint that the alignment marks of a wiring pattern must be visited before the
corresponding test position is visited.
Since the formulated problem is a 0-1 integer programming problem, solvers for mathematical programming such
as CPLEX, Gurobi and SCIP can be used to solve the problem. Unfortunately, computational time rapidly increases
with increasing size of problems. In the case of 2 alignment marks, when the number of wiring patterns on a PCB sheet
exceeds 10, solvers cannot obtain the optimal solution within a practical computational time (due to space limitation,
we do not show the experimental results). Since our goal is to install the proposed algorithm into real inspection
machines, we construct a heuristic algorithm in the next section.
4. Heuristic algorithm
In order to obtain a good approximate optimal inspection path within a practical computational time (within a few
minutes), we construct a heuristic algorithm. The outline of the proposed algorithm consists of the following three
phases:
• Phase 1: Generation of an initial solution.
• Phase 2: Local search for optimizing the visiting order of vertices (using 2-opt, Or-opt and order exchange
operation).
• Phase 3: Local search for selecting one vertex in each cluster.
Phase 2 and Phase 3 are alternated until a given terminal condition is satisﬁed. In what follows, some details of the
procedures in each phase are explained.
4.1. Generation of an initial solution (Phase 1)
Firstly, we explain the procedures in Phase 1. An initial solution in Phase 1 is constructed based on the nearest
neighbor method.
Step 1: Let the start point be the initial position of the probe unit. Construct a path in which only alignment marks
are visited in order of the nearest neighbor.
Step 2: Add to the path obtained in Step 1 a path in which only test positions are visited in order of the nearest
neighbor.
Step 3: Add to the path obtained in Step 2 the edge between the lastly visited test position and the initial point of the
probe unit. Let the currently obtained path be an initial solution.
As for Phase 1, there are some other comparative methods for obtaining an initial solution, such as the greedy
method, the nearest insertion method and the furthest insertion method. We determined to employ the nearest neighbor
method because preliminary experimental results showed that the nearest neighbor method was better than any other
comparative methods.
1058   Hideki Katagiri et al. /  Procedia Computer Science  60 ( 2015 )  1051 – 1060 
4.2. Local search for optimizing the visiting order of vertices (Phase 2)
In Phase 2, the visiting order of the vertices is changed so as to shorten the path length. Unlike Phase 3 which will
be explained later, a set of vertices to be visited is ﬁxed in Phase 2. The algorithm starts from the current solution
(ﬁrstly the current solution is the initial solution obtained in Phase 1) and transforms the current solution into another
better solution through a local search method. In this paper, we use very simple and fast but good local search methods
such as 2-opt6 and Or-opt20, as shown in Figure 9.
Fig. 9. Local search: 2-opt and Or-opt
It should be noted here that simple use of 2-opt and Or-opt may yield infeasible paths which do not satisfy a
precedence constraint of alignment marks and the test position of the wiring pattern. In the past studies on precedence-
constrained TSP, Psaraftis21 developed an iteratively edge exchange-based local search by which only feasible paths
are generated. On the other hand, Renaud et al. 22 proposed a fast heuristic algorithm for a PDTSP ( or TSPPD). In
their method, ﬁrstly it does not consider whether obtained solutions (paths or cycles) satisfy precedence constraints
or not, and secondly the algorithm checks precedence constraints only when it can ﬁnd a solution of which length is
shorter than the current best solution. If the solution does not satisfy precedence constraints, the algorithm discards
the solution.
In a manner similar to the method by Renaud et al., we check precedence constraints only when our algorithm
can ﬁnd a new solution of which length is shorter than the currently obtained best path. However, in contrast to the
method by Renaud et al. 22, we do not always discard a new solution which has a shorter length than the current best
one. The details of this procedure is explained as follows. If the solution of which length is better than the currently
obtained best path is not feasible, namely, does not satisfy precedence constraints, then our algorithm transforms such
an infeasible solution into a feasible solution. To be more speciﬁc, when a test cluster preceding the corresponding
alignment cluster (violating the precedence constraint) is found, we transfer such a test position to the corresponding
alignment marks, so that the precedence constraint can be satisﬁed. We call this procedure an order exchange oper-
ations. In the order exchange operations, the test position is transferred to the best position, namely, to the position
such that the total path length is minimized. This procedure is continued until there is no test position that precedes
the corresponding alignment marks.
4.3. Local search for selecting one vertex in each cluster (Phase 3)
In Phase 3, under the ﬁxed visiting order (sequence) of the clusters to be visited, the algorithm selects one of
vertices in each cluster so that the total inspection path length becomes the shortest, as shown in Figure 10.
In Figure 10, the visiting order of clusters is ﬁxed, namely, A → B→ C → D → E. The path length of the right
side of the ﬁgure is shorter than that of the left side because the selection of one vertex in each cluster is optimized in
the right side of this ﬁgure. It should be noted here that the number of all possible combinations is quite large because
the time complexity is O(Nka) where Na is the number of alignment marks, and k is the number of cameras attached to
a probe jig. In order to avoid the problem of combinatorial explosion, our algorithm focuses only on the subsequence
of clusters in which the order of clusters is changed, and does not focus on the subsequence in which the order of
clusters is not changed. This procedure can reduce possible combination numbers as well as computational time of
the proposed algorithm.
As mentioned before, Phase 2 and Phase 3 are alternated until a given terminal condition is satisﬁed.
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Fig. 10. Selection of one vertex in each cluster
5. Numerical experiments and application to real-world problems
In order to show the eﬃciency of the proposed heuristic algorithm, we apply the proposed algorithm to 8 benchmark
instances constructed based on real PCB wiring patterns. In the 8 benchmark instances, the numbers of wiring patterns
on each PCB sheet are between 12 and 200. Every PCB wiring pattern in all instances has two alignment marks.
Table 1 shows the experimental results. We use the personal computer with Intel(R) Core(TM) i7-2640M (2.8 GHz),
RAM:6G, OS:Windows 7 (64bit), and make a code with Microsoft Visual C++ 2010 Express.
Table 1. Experimental results on the obtained PCB inspection path lengths
Nw Simple path length Best path length15 via Best path length via
via one camera one camera (Time: second) two cameras (Time: second)
12 2427.5 2100.8 (0.082) 1874.9 (0.016)
18 3606.1 2602.6 (0.12) 2236.0 (0.047)
30 7427.8 4583.8 (0.35) 3350.6 (0.13)
48 5342.2 3825.8 (0.72) 3526.3 (0.13)
50 8351.9 4722.5 (0.73) 4464.0 (0.31)
100 16150.5 10437.7 (6.5) 9372.0 (6.7)
150 23139.1 12130.8 (11.8) 11601.0 (25.0)
200 31508.0 12115.8 (7.5) 9789.3 (67.0)
Simple path length via one camera is obtained by a simple way of inspections that a PCB inspection machine
maker in Japan employed in the past. In this method, test positions are visited after all alignment marks are visited.
The visiting order of this method was very simple and was not optimized at all. Best path length via one camera is
obtained by the previous study of Katagiri et al. 15.
Experimental results show that the proposed heuristic algorithm (Best path length via two cameras) can yield
good approximate solutions for a short time even for large-scale problems. As shown in Table 1, the proposed two-
camera method is averagely 45% shorter than those based on simple order that had been employed by the PCB
inspection maker. Moreover, the proposed two-camera method can shorten the path length averagely by around 13%
in comparison with those by the one-camera method15. Considering the cost-beneﬁt performance, a PCB inspection
maker appreciated the applicability of the proposed two-camera method. The proposed two-camera method has been
already installed into real PCB inspection machines that are widely used in the world.
6. Conclusion
In this paper, we have modeled a PCB inspection path optimization problem as a new variant of TSPs, namely,
a combination of a generalized TSP and a pickup and delivery TSP. Since the formulated problem is a 0-1 integer
programming problem, small-sized problems can be solved as solvers for mathematical programming.
In order to ﬁnd a good approximate optimal solution with a practical computational time, we have proposed a
fast heuristic algorithm. We have shown eﬃciency of the proposed algorithm through experiments using benchmark
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instances based on real PCB wiring patterns. The proposed heuristic algorithm has been installed into real PCB
inspection machines that are widely used in the world.
As a future work, the proposed algorithm can be improved by using other more eﬃcient heuristics such as Lin-
Kernighan method18, its variants11 and/or adaptive large neighborhood search10,12,16,23. On the other hand, as for exact
algorithms, new formulations can be proposed by using lifting24 and network ﬂow-based formulation25. In addition,
it is quite interesting to consider branch-and-cut algorithms by extending the polytope of pickup and delivery TSP8
and that of generalized TSP9. These extensions and developments will be discussed elsewhere in near future.
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